Instruction set architectures

Results: 1462



#Item
101Assembly languages / Central processing unit / Instruction set architectures / Addressing mode / Machine code / Pointer / Literal pool / Memory address / 64-bit / Computing / Computer architecture / Software

Porting GCC to the IBM S/390 platform Hartmut Penner Ulrich Weigand IBM Deutschland Entwicklung GmbH Schönaicher Str. 220, 71032 Böblingen, Germany {hpenner, uweigand}@de.ibm.com

Add to Reading List

Source URL: gcc.cybermirror.org

Language: English - Date: 2004-08-29 18:00:00
102Non-volatile memory / Universal Serial Bus / EEPROM / Chip select / USB flash drive / Instruction set architectures / UEXT / Atmel AVR / Computer hardware / Microcontrollers / Serial Peripheral Interface Bus

MCP2210 USB-to-SPI Protocol Converter with GPIO (Master Mode) Features: Package Types:

Add to Reading List

Source URL: ww1.microchip.com

Language: English - Date: 2011-12-14 12:30:49
103Branch predictor / Branch misprediction / Assembly languages / Instruction set / Branch predication / Compiler optimization / ARM architecture / Processor register / Classic RISC pipeline / Computer architecture / Central processing unit / Instruction set architectures

Reducing the Cost of Conditional Transfers of Control by Using Comparison Specifications William Kreahling Western Carolina University

Add to Reading List

Source URL: www.cs.fsu.edu

Language: English - Date: 2006-04-21 21:30:19
104Central processing unit / Compiler optimizations / Classes of computers / Instruction set architectures / Software pipelining / Instruction pipeline / Reduced instruction set computing / MIPS architecture / Microarchitecture / Computer architecture / Computing / Computer engineering

Improving Low Power Processor Efficiency with Static Pipelining Ian Finlayson† , Gang-Ryung Uh‡ , David Whalley† and Gary Tyson† † ‡

Add to Reading List

Source URL: www.cs.fsu.edu

Language: English - Date: 2011-01-31 11:18:06
105Computer engineering / Instruction set architectures / Microarchitecture / Microprocessors / Register file / Instruction set / DEC Alpha / CPU cache / Cell / Computer architecture / Computer hardware / Central processing unit

Appears in the Proceedings of 17th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS’12) Architecture Support for Disciplined Approximate Programming Hadi Esmaeil

Add to Reading List

Source URL: homes.cs.washington.edu

Language: English - Date: 2012-01-11 16:58:46
106Microcontrollers / Electronics / Instruction set architectures / Central processing unit / USB flash drive / Universal Serial Bus / Firmware / PIC microcontroller / Computer hardware / Computer architecture / Embedded systems

Microsoft Word - dlp-vlog-ds-v12.doc

Add to Reading List

Source URL: www.ftdichip.com

Language: English - Date: 2012-05-14 07:25:04
107Microcontrollers / Electronics / Instruction set architectures / Numbers / Assembly language / Programming language implementation / Computer

lecture 04 machine language

Add to Reading List

Source URL: nand2tetris.org

Language: English - Date: 2013-03-30 07:32:43
108GPGPU / Instruction set architectures / Advanced Micro Devices / Intel / FLOPS / Cray / X86 / 64-bit / Graphics processing unit / Computing / Computer hardware / Computer architecture

HPC Trends forAddison Snell A New Era in HPC

Add to Reading List

Source URL: hpcadvisorycouncil.com

Language: English - Date: 2015-02-02 16:03:21
109X86 / Reduced instruction set computing / Motorola 68000 family / PA-RISC / Instruction set / Itanium / ARM architecture / Endianness / DEC Alpha / Computer architecture / Instruction set architectures / Very long instruction word

Optimizing for Size: Exploring the Limits of Code Density Vincent M. Weaver ASPLOS XIV Poster Session, 8 MarchAbstract

Add to Reading List

Source URL: web.eece.maine.edu

Language: English - Date: 2009-03-04 12:37:03
110Assembly languages / Instruction set architectures / Addressing mode / Machine code / ARM architecture / Processor register / GNU Compiler Collection / Pointer / Protected mode / Computing / Computer architecture / Software

Addressing Mode Selection in GCC Naveen Sharma HCL Technologies Ltd. Rakesh Kumar HCL Technologies Ltd.

Add to Reading List

Source URL: gcc.cybermirror.org

Language: English - Date: 2004-08-29 18:00:00
UPDATE